FREE Registration is required
Overview:
Decoding of forward error correcting (FEC) codes is the most computationally intensive part of symbol-rate processing in a basestation receiver and could consume up to 90% of computing resources. This is true for both second generation (2G) and third generation (3G) systems. This paper compares three different implementation options for decoding in 3G wireless - software approach using DSPs, hardware approach using ASICs, and a combined software-hardware approach using on-chip accelerators.
(Is this item miscategorized? Does it need more tags? Let us know.)
| Format: | Size: | 63 KB | |
| Date: | Jan 2005 | ||
| Pages: | 6 |
People who downloaded this item also downloaded
Top results from Mobile - Wireless Communications
White Papers, Webcasts, and Resources
- Outsourcing the data centre to a carrier neutral data centre operator in Europe Telecity GroupFind out how to drive down the cost of your IT environment--and drive up the reliability and quality of your service--by outsourcing your data center.
- Live Webcast: Get Control over SaaS Application Access TriCipherLearn to simplify and protect access to your company's data in Software-as-a-Service (SaaS) apps using identity and access management best practices.
- Windows Phones and Unified Communications MicrosoftGain a more solid understanding of UC, why its essential for your business today, and what makes Windows phones ideal for secure UC environments.











